Standard Gotchas Subtleties in the Verilog and SystemVerilog Standards That Every Engineer Should Know