Verilog water light state machine implementation