Synthesizable verilog grammar subset