Guidelines for Board Design For Test (DFT) Based on Boundary Scan Part 2