Verilog synthesis guide