virelog硬件程序module sjtag_fpga_core ( clk96_o, // will change to 24MHz clock reset_n, // push button? jtag_tck, jtag_mode, jtag_t