This paper presents a novel VLSI architecture for the training of radial basis function (RBF) networks.