The floating point unit FPU implemented during this project The FPU was written in VHDL with top priority to be able to run at approximately 100- MHz and at the same time as small as possible. Meeting both goal