FPGA's dual port RAM design