Design of time division multiplexer based on VHDL