IntroductiontoLogicSynthesisusingVerilogHDL